• 中文核心期刊要目总览
  • 中国科技核心期刊
  • 中国科学引文数据库(CSCD)
  • 中国科技论文与引文数据库(CSTPCD)
  • 中国学术期刊文摘数据库(CSAD)
  • 中国学术期刊(网络版)(CNKI)
  • 中文科技期刊数据库
  • 万方数据知识服务平台
  • 中国超星期刊域出版平台
  • 国家科技学术期刊开放平台
  • 荷兰文摘与引文数据库(SCOPUS)
  • 日本科学技术振兴机构数据库(JST)
Wen-Ming Pan, Qin Zhang, Jia-Feng Chen, Hao-Yuan Wang, Jia-Chong Kan. Low-Power Design of Ethernet Data Transmission[J]. 电子科技大学(英文版), 2014, 12(4): 371-375. DOI: 10.3969/j.issn.1674-862X.2014.04.006
引用本文: Wen-Ming Pan, Qin Zhang, Jia-Feng Chen, Hao-Yuan Wang, Jia-Chong Kan. Low-Power Design of Ethernet Data Transmission[J]. 电子科技大学(英文版), 2014, 12(4): 371-375. DOI: 10.3969/j.issn.1674-862X.2014.04.006
Wen-Ming Pan, Qin Zhang, Jia-Feng Chen, Hao-Yuan Wang, Jia-Chong Kan. Low-Power Design of Ethernet Data Transmission[J]. Journal of Electronic Science and Technology, 2014, 12(4): 371-375. DOI: 10.3969/j.issn.1674-862X.2014.04.006
Citation: Wen-Ming Pan, Qin Zhang, Jia-Feng Chen, Hao-Yuan Wang, Jia-Chong Kan. Low-Power Design of Ethernet Data Transmission[J]. Journal of Electronic Science and Technology, 2014, 12(4): 371-375. DOI: 10.3969/j.issn.1674-862X.2014.04.006

Low-Power Design of Ethernet Data Transmission

Low-Power Design of Ethernet Data Transmission

  • 摘要: For the reliability and power consumption issues of Ethernet data transmission based on the field programmable gate array (FPGA), a low-power consumption design method is proposed, which is suitable for FPGA implementation. To reduce the dynamic power consumption of integrated circuit (IC) design, the proposed method adopts the dynamic control of the clock frequency. For most of the time, when the port is in the idle state or lower-rate state, users can reduce or even turn off the reading clock frequency and reduce the clock flip frequency in order to reduce the dynamic power consumption. When the receiving rate is high, the reading clock frequency will be improved timely to ensure that no data will lost. Simulated and verified by Modelsim, the proposed method can dynamically control the clock frequency, including the dynamic switching of high-speed and low-speed clock flip rates, or stop of the clock flip.

     

    Abstract: For the reliability and power consumption issues of Ethernet data transmission based on the field programmable gate array (FPGA), a low-power consumption design method is proposed, which is suitable for FPGA implementation. To reduce the dynamic power consumption of integrated circuit (IC) design, the proposed method adopts the dynamic control of the clock frequency. For most of the time, when the port is in the idle state or lower-rate state, users can reduce or even turn off the reading clock frequency and reduce the clock flip frequency in order to reduce the dynamic power consumption. When the receiving rate is high, the reading clock frequency will be improved timely to ensure that no data will lost. Simulated and verified by Modelsim, the proposed method can dynamically control the clock frequency, including the dynamic switching of high-speed and low-speed clock flip rates, or stop of the clock flip.

     

/

返回文章
返回